Information exposure through microarchitectural state after transient execution from some register files for some Intel(R) Atom(R) Processors may allow an authenticated user to potentially enable information disclosure via local access.
The processor does not properly clear microarchitectural state after incorrect microcode assists or speculative execution, resulting in transient execution.