CVE-2023-34326

x86/AMD: missing IOMMU TLB flushing

Description

The caching invalidation guidelines from the AMD-Vi specification (48882—Rev 3.07-PUB—Oct 2022) is incorrect on some hardware, as devices will malfunction (see stale DMA mappings) if some fields of the DTE are updated but the IOMMU TLB is not flushed. Such stale DMA mappings can point to memory ranges not owned by the guest, thus allowing access to unindented memory regions.

Remediation

Workaround:

  • Not passing through physical devices to guests will avoid the vulnerability.

Category

7.8
CVSS
Severity: High
CVSS 3.1 •
EPSS 0.04%
Vendor Advisory xenproject.org
Affected: Xen Xen
Published at:
Updated at:

References

Link Tags
https://xenbits.xenproject.org/xsa/advisory-442.html vendor advisory

Frequently Asked Questions

What is the severity of CVE-2023-34326?
CVE-2023-34326 has been scored as a high severity vulnerability.
How to fix CVE-2023-34326?
As a workaround for remediating CVE-2023-34326: Not passing through physical devices to guests will avoid the vulnerability.
Is CVE-2023-34326 being actively exploited in the wild?
As for now, there are no information to confirm that CVE-2023-34326 is being actively exploited. According to its EPSS score, there is a ~0% probability that this vulnerability will be exploited by malicious actors in the next 30 days.
What software or system is affected by CVE-2023-34326?
CVE-2023-34326 affects Xen Xen.
This platform uses data from the NIST NVD, MITRE CVE, MITRE CWE, First.org and CISA KEV but is not endorsed or certified by these entities. CVE is a registred trademark of the MITRE Corporation and the authoritative source of CVE content is MITRE's CVE web site. CWE is a registred trademark of the MITRE Corporation and the authoritative source of CWE content is MITRE's CWE web site.
© 2025 Under My Watch. All Rights Reserved.