CVE-2024-30212

Microchip Harmony 3 Core library allows read and write access to RAM via a SCSI READ or WRITE command

Description

If a SCSI READ(10) command is initiated via USB using the largest LBA (0xFFFFFFFF) with it's default block size of 512 and a count of 1, the first 512 byte of the 0x80000000 memory area is returned to the user. If the block count is increased, the full RAM can be exposed. The same method works to write to this memory area. If RAM contains pointers, those can be - depending on the application - overwritten to return data from any other offset including Progam and Boot Flash.

Category

7.0
CVSS
Severity: High
CVSS 4.0 •
EPSS 0.11%
Affected: Microchip MPLAB® Harmony 3 Core Module
Published at:
Updated at:

References

Frequently Asked Questions

What is the severity of CVE-2024-30212?
CVE-2024-30212 has been scored as a high severity vulnerability.
How to fix CVE-2024-30212?
To fix CVE-2024-30212, make sure you are using an up-to-date version of the affected component(s) by checking the vendor release notes. As for now, there are no other specific guidelines available.
Is CVE-2024-30212 being actively exploited in the wild?
As for now, there are no information to confirm that CVE-2024-30212 is being actively exploited. According to its EPSS score, there is a ~0% probability that this vulnerability will be exploited by malicious actors in the next 30 days.
What software or system is affected by CVE-2024-30212?
CVE-2024-30212 affects Microchip MPLAB® Harmony 3 Core Module.
This platform uses data from the NIST NVD, MITRE CVE, MITRE CWE, First.org and CISA KEV but is not endorsed or certified by these entities. CVE is a registred trademark of the MITRE Corporation and the authoritative source of CVE content is MITRE's CVE web site. CWE is a registred trademark of the MITRE Corporation and the authoritative source of CWE content is MITRE's CWE web site.
© 2025 Under My Watch. All Rights Reserved.